LAYOUT DESIGN OF A SYNAPTIC INPUT WITH DIGITALLY CONTROLLED WEIGHT COEFFICIENTS FOR A HARDWARE IMPLEMENTATION OF AN ARTIFICIAL SPIKING NEURON
DOI:
https://doi.org/10.34185/1562-9945-1-144-2023-10Keywords:
spiking neuron, neuromorphic chip, synapse, synaptic weights, EDA tool, CMOS, VLSI.Abstract
The layout design of a synaptic input with digitally controlled synaptic weight coefficients is presented as a building component of a spiking neuron hardware implementation. The de-sign is based on Leaky Integrate-and-Fire model of an artificial spiking neuron. The com-pact-sized layout is obtained using EDA tool with all necessary physical verifications ful-filled at every design stage. Layout versus schematic check and the simulation of signal waveforms at ports are performed based on the extracted netlist to validate the design.
References
Indiveri G. Neuromorphic silicon neuron circuits / G. Indiveri, B. Linares-Barranco, T.J.Hamilton et al. // Neuromorphic silicon neuron circuits. Frontiers in neuroscience, 2011. – Vol. 5. Art. 73. – P. 1-23.
Sun J. CMOS and memristor technologies for neuromorphic computing applica-tions / J.Sun // Technical Report No. UCB/EECS-2015-219, 2015. – [Електронний ресурс]. Режим доступу: http://www.eecs.berkeley.edu/ Pubs/TechRpts/2015/EECS-2015-219.html.
Joubert A. Hardware spiking neurons design: analog or digital?/ A. Joubert, B. Belhadj, O. Temam, R. Héliot // International Joint Conference on Neural Networks, 2012. – P. 1-5.
Yammenavar B.D. Design and analog VLSI implementation of artificial neural network / B.D.Yammenavar, V.R.Gurunaik, R.N.Bevinagidad, V.U.Gandage // Inter-national Journal of Artificial Intelligence & Applications, 2011 – Vol. 2, No. 3. – P. 96-109.
Forssell M. Hardware Implementation of Artificial Neural Networks / M. Forssell // [Електронний ресурс]. Режим доступу: https://users.ece.cmu.edu/ ~pgrover/teaching/files/NeuromorphicComputing.pdf.
Shinde J.R. VLSI implementation of neural network / J.R. Shinde, S. Salankar // Current Trends in Techn. and Sci., 2015. – Vol. 4, No. 3. – P. 515-524.
Yellamraju S. Design of various logic gates in neural networks / S. Yellamraju, S. Kumari, S. Girolkar, S. Chourasia et al. //Annual IEEE India Conference, 2013.–P.1-5.
Liu B. Implementation of pulsed neural networks in CMOS VLSI technology / B. Liu, S. Konduri, R. Minnich, J. Frenzel // Proceedings of the 4th WSEAS Internation-al Conference on Signal Processing, Robotics and Automation,2005.–Art.No.20.–P.1-8.
Gnilenko A.B. Hardware implementation design of a spiking neuron / A.B. Gnilenko // System Technology. – 2021. – Vol. 132, No. 1. – P. 116-123."
