LAYOUT DESIGN OF 4-BIT RIPPLE CARRY ADDER BASED ON PASS TRANSISTOR LOGIC

  • Alexey Gnilenko
Keywords: silicon chip, layout, full adder, pass transistor logic, CMOS, EDA, VLSI

Abstract

The full adder is a key element of any arithmetic logic units used in microprocessor systems. For microprocessor components created for modern mobile digital devices, compact layout design on the silicone chip is of great importance. In this paper an area effective layout design on the chip is proposed for 4-bit ripple carry adder based on pass transistor logic. The full adder is simulated using EDA tool and output signal waveforms are obtained to demonstrate the functionality of the design. It is shown that 1-bit full adder based on pass transistor logic and composed of two 3T XOR gates and one 2T multiplexer allows us to obtain area effective layout design on the chip for 4-bit ripple carry adder providing acceptable characteristics for output signals.

References

Gupta A. A survey on different CMOS full adder design techniques / A. Gupta, R. Thakur // Int. Journal of Advanced Research in Computer Science and Software Engineering, 2015. – Vol. 5, No. 7. – P. 1196-1201.

Joshi D. Design and implementation of 16-bit ripple carry adder for low power in 45mm CMOS technology / D.D. Joshi, J.K. Singh // Int. Journal of Emerging Technology and Advanced Engineering, 2014. – Vol. 4, No. 1. – P. 216-220.

Ramesh A.P. Implementation of low power high speed adder’s using GDI logic / A.D. Ramesh // Int. Journal of Innovative Technology and Exploring Engineering, 2019. – Vol. 8, No. 11. – P. 1291-1298.

Kaur. B. Design of full adder in 180nm technology using TG and adiabatic logic / B. Kaur, N. Sharma // Int. Journal of Computer Techniques, 2016. – Vol. 3, No. 2. – P. 164-170.

ChannelGowda C. Low-power 1-bit full-adder cell using modified pass transistor logic / C. ChannelGowda, A.R. Aswatha // Int. Journal of Computer Science and Information Technologies, 2013. – Vol. 4, No. 3. – P. 489-491.

Khedhiri C. A self-checking CMOS full adder in double pass transistor logic / C. Khedhiri, M. Karmani, B. Hamdi, K.L. Man, Y. Yang, L. Cheng // Proc. of Int. MultiConf. of Engineers and Computer Scientists, 2012. – Vol. II.

Published
2020-03-27